A Reconfigurable Adaptive FEC System for Reliable Wireless Communications by Shimizu Kazunori et al.
The 2004 IEEE Asia-Pacific Conference on 
Circuits and Systems, December 69,2004 
A RECONFIGURABLE ADAPTIVE FEC SYSTEM FOR 
RELIABLE WIRELESS COMMUNICATIONS 
Kazunori Shimiz', Nozomu Togawatt',', Takeshi fienagat, Masao Yanagtsawatt, Satoshi Gotot, and Tatsuo Ohtsditt ' Graduate School of Information, Production and Systems, Waseda University 
Dept. of Computer and Science Engineering, Waseda University 
t t t  Dept. of Information and Media Sciences, The University of Kitakyushu 
Advanced Research Institute for Science and Engineering, Waseda University 
ABSTRACT 
This paper proposes a reconfigurable adaptive FEC 
system. For adaptive FEC schemes, we can impk  
ment an FEC decoder which is optimal for error cor- 
rection capability t by taking the number of oper- 
ations into consideration. Reconfiguring the optimal 
FEC decoder dynamically for each t allows us to max- 
imize the throughput of each decoder within a limited 
hardware resource. Our system can reduce packet 
dropping rate more efficiently than conventional k e d  
hardware systems for a reliable transport protocol. 
1. INTRODUCTION 
In recent years, the increasing the number of mobile 
internet users have spurred the research on fast data 
processing in wireless communications. In most of 
wireless environments, a rate of transmission error is 
higher due to attenuation, fading or interference of 
radio signals. 
FEC (Forward Error Correction) schemes are avail. 
able to correct transmission errors by adding redun- 
dancy to data packets before they are transmitted. 
The redundancy is used for the receiver to detect and 
correct errors. Clearly, The number of additional re- 
dundancies increases in proportion to the number of 
correctable errors at the receiver. Therefore it is an 
efficient approach to apply an adaptive FEC scheme 
to wireless channels. The adaptive FEC scheme can 
change &i error correction capability t depending on 
the wireless channel condition. 
Adaptive FEC schemes have been widely proposed 
in [2],[3],[5], and [8]. These schemes are combined 
with ARQ (Automatic Retransmission reQuest) to re- 
alize a reliable transport protocol. However, adaptive 
FEC schemes in these protocols have not been red- 
ized by dedicated hardware whose error correction 
capability t can be changed according to the channel 
condition, and they also have not taken the packet 
processing. throughput into consideration. If packet 
processing throughput is improved a t  receivers for the 
reliable transport protocols, the receivers can process 
more packets per unit time, and can reduce packet 
dropping rate from a received buffer. 
In high-speed communication systems, FEC COD- 
ECs are generally realized as dedicated hardware ar- 
chitecture to carry out high throughput. Complexity 
of such a dedicated hardware FEC CODEC increases 
depending on the error correction capability t. For 
example, the number of required registers is propor- 
tion to t .  Consider designing a k e d  hardware FEC 
CODEC system where an error correction capability t 
is four. This system can operate if t is less than four. 
However active area efficiency' decreases when this 
'The wtwe area efficiency is defined as (the number of ac- 
tive gates in asystem) / (the number oftotal gates in asystem). 
' 
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system operates with t < 4. Therefore, if we apply 
the adaptive FEC scheme to a k e d  hardware sys- 
tem, its active area efficiency decreases with decrease 
of error correction capability t .  
Rom this point of view, we propose a reconfig- 
urable adaptive FEC system which can maximize the 
active area efficiency of computational platform, and 
the decoding throughput also can be maximized in a 
limited hardware resource. 
We use Reed Solomon (RS) code as an error cor- 
rection code. RS decoders have been widely proposed 
such as in [4],[6], and [7]. Their decoders, however, 
do not consider that error correction capability t may 
be changed according to wireless channel condition, 
and these are based on a single k e d  hardware archi- 
tecture for every error correction capability t .  
If a particular error correction capability t is given, 
we can implement an RS decoder which is optimal 
for t .  We design the RS decoder which has 5-stage 
pipeline. For the optimization of the RS decoder, we 
focus on stage 2 which computes an error location 
polynomial and stage 4 which computes error mag- 
nitudes. By reconfiguring the optimal FEC decoder 
dynamically for each t ,  we can maximize the through- 
put of each RS decoder within a limited hardware re- 
source. Based on this idea, our reconfigurable adap- 
tive FEC system can reduce packet dropping rate 
more efficiently than conventional k e d  hardware sys- 
tems. We can improve data transmission throughput 
for a reliable transport protocol. Practical simulation 
results are also shown. 
2. ADAPTIVE FEC SCHEME 
In our reconfieurable adaDtive FEC svstem. we use 
an code 5 an error correction cohc. Lct k de- 
note inforination symbols that nrc to he transmitted 
over a communication channel. These symbols are 
encoded into a cordword of n(> 5) symbols. n - k 
redundant symbols are added to the information sym- 
bols. ( n , k )  RS code is guaranteed to correct up to 
error correction capability t = [(n- k)/2J. The num- 
ber of redundant symbols increase in proportion to 
the number of correctable errors t .  A high error cor- 
rection capability t achieves high reliability, but it 
reduces transmission efficiency because of the addi- 
tional redundant symbols. Therefore, an optimal er- 
ror correction Capability t has to be aDDhed to the .. 
data which transmitted-on a channel. 
The adaptive FEC scheme can change error cor- 
rection capability t depending on the chinnel condi- 
tion. We utilize four RS codes which are t = 1, (255,2 
53)RS code, t = 2, (255,251)RS code, t = 3, (255,249) 
RS code, and t = 4, (255,247), and then we change 
the RS codes adaptively according to the channel con- 
dition of a time-varying wireless channel. 
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For thc adaptation of error correction capahility t ,  
we can utilizc packet error rare(PER) as a threshold 
value to change t .  Based on the PER, we can estimate 
the most effective errur correction capdhility t which 
maximizes the throughput 
For reliable cuniniuiiicatioii systems, we consider 
a reliable transport protorol which combine the adap- 
tive FEC scheme and ARQ (Automatic Retransinis- 
sion reQuest). In the protocol, if a receiver cannot 
correct the packets wi th  FEC code, the receiver re- 
quests a retransniissioii. While the receiver waits for 
the retransmissioii packer. following arrival packers 
are placed iii a received buller. When the received 
buffer becoillea full. eveiitually t h e  folluwiiig arrival 
packets will be dropped out. I f  packet processing 
throughput is improved at receivers for the reliable 
transport protocol, the receivers cam process more 
packets per unit time, and can reduce the packet 
dropping rate froiii tlir received buffer 
Wc propose a recoiifiguralbe adaptive FEC sys- 
tem. Our reconfigurable adaptive FEC systeni recon- 
figures dynaniically ari optimal RS decoder whose de- 
coding throughput is niaximized for error corrcctioii 
capability r in a limited hardware resource. 
l""erS.2 
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3. OPTIMIZATION OF RS DECODER 
In this section we propose an optimization of RS de- 
coder for each correction capability t = l,. . . ,4 to 
realize reconfigurable adaptive FEC system. 
3.1. RS Decoder Design for Each Error Cor- 
rection Capability 
An RS code is a block code which is defined over the 
Galois field GF(2m). We assume m = 8, and 
(n, k) RS code has a length of n = 2' - 1 = 255 
symbols which includes k symbols of information. 
RS decoding is performed in 5 stages. First, the 
syndrome has to be calculated from the received code- 
word. Second, the Peterson or Berlekamp Massey[6],[7] 
algorithm has to be processed to get the error loca- 
tion polynomial. Third, the error locations are found 
by performing the Chien Search. Fourth, the error 
magnitudes are processed by the following equation. 
Fifth, by using the error values and the error loca- 
tions, the codeword can be corrected. 
Table 1 shows the number of additions, multipli- 
cations, and inverses in each stage. Note that n de- 
notes the length of RS code, and t denotes an error 
correction capability. In the table, The number of o p  
erations in stages 2 and 4 is dependent on only error 
correction capability t. Therefore, we can optimize 
the function units for stagzs 2 and 4 by considering 
the number of operations for t ,  and we design the RS 
decoder which has 5-stage pipeline. 
In stage 2 which computes error location poly- 
nomial, Peterson algorithm and Berlekamp Massey 
(BM) algorithm are typically employed. Decoders 
*(Constant times of XOI. x n - I . )  
which are based on the BM algorithm are proposed 
in [7],[6]. These decoders have a key-equation-solving 
block. The key-equation-solving block is a systolic ar- 
chitecture which has 3t processing elements, and can 
compute the error location polynomial in 2t clock cy- 
cles. However, since all the processing elements are 
composed of adders, multipliers and multiplexers, the 
hardware architecture has large number of gates. On 
the other hand, in the Peterson algorithm, the coef- 
ficients of an error location polynomial are derived 
from solving the matrix of syndroms, it follows that, 
a,-, S t - 2  . . .  BO ] . [ i; ] = [ ] , (1) st  s*--I .. . 
3 2 1 - 2  a2t-3 . . .  86-1 At - ,  B 2 t . l  
Moreover, in stage 4 which computes error maguni- 
tudes, we also compute the matrix which is composed 
of error locations and syndroms, it follows that, 
We employ the Peterson algorithm, and propose 
a matrix solver in order to solve these matrices by 
considering as follows. 
1. Since the Eq.(l) and Eq.(2) are same form of 
matrix, we can share the matrix solver between 
stages 2 and 4. Therefore, we can reduce the 
hardware scale between these most complicated 
stages of the RS decoder. 
2. In the Peterson algorithm, the matrix is solved 
by Galois field arithmetic operations step by 
step. Therefore, the matrix solver can he com- 
posed of less arithmetic function units than those 
for the systolic architecture with BM algorithm. 
3. Although the clock cycles required to solve the 
matrix are more than those required by the sys- 
tolic architecture with BM algorithm, we can 
apply the matrix solver to stages 2 and 4 within 
the limit of clock cycles. Since it takes 255 clock 
cycles to compute stages 1,3, and 5 respectively, 
we compose the matrix solver which satisfies the 
total clock cycles of stages 2 and 4 to be less 
than 255 for each error correction capability t. 
We optimize the matrix solver for error correction 
capability t = 1,.  . , 4 ,  and note that we employ LU 
Decomposition as the method of solving the matrix. 
For error correction capability t = 1, Eq.(l) re- 
sults in the equation of SO ' A0 = s ~ .  Therefore, the 
operation required in the stage 2 is only one divi- 
sion. Moreover, the Eq.(2) results in the equation 
14 
_M m ...,
Fig. 1. A matrix solver(t = 4). 
of e,, = SO. Therefore, no operation for stage 4 is 
required. We can consider that just one division for 
stage 2 is allowed to be computed within 255 clock cy- 
cles as well as the other stages. Thus,,we can derive 
an element of inverse from evaluating a'& = 1 for all 
elementsofa3(j=0,1,2, . . .  , n - l )  E GF(2'). This 
can be performed by a multiplier and a LFSR, and 
this method can be realized by much smaller number 
of gates than the architecture for inverse which can 
he derived in one clock cycle. 
For error correction capability t = 2,3, the two t x 
t matrices of Eq.(1),(2) have to be calculated in stages 
2 and 4 respectively. An arithmetic logic unit(ALU) 
enables to calculate these matrices in 255 clock cycles. 
The ALU is composed of an adder, a multiplier and 
an inverse over the GF(2'). 
For error correction capability t = 4, we p r e  
pose an optimal matrix solver shown in Fig.1. In 
the matrix solver a multiply-accumulate and a divi- 
sion is available, and the matrix register is composed 
of 1. ( t  + 1) words of 8bit for coefficients and variables. 
LU decomposition can write the lower triangular ma- 
trix L and higher triangular matrix U over the matrix 
register on its procedure. 
3.2. Implementation of RS Decoder on F P G A  
We implement RS decoders for error correction capa- 
bility t = 1, ' .  . ,4. The proposed RS decoder is mod- 
eled in VHDL and implemented on Virtex I1 series 
FPGA provided from Xilim. The device is XC2V1000 
fg456-4 which has 5120 SLICEs and the time of r e  
configuration is 9.36(ms)[9], then synthesis and im- 
plementation are carried out using ISE Ver.5.li p r e  
vided from Xilinx. 
The delay of all the RS decoder is less than 10(ns). 
so that these RS decoder can achieve maximum'fre: 
quency of more than 100(MHz). 
The implementation SLICES result in 285 for t = 
1, 651 for t = 2, 971 for t = 3, and 1389 fort  = 4 per 
one RS decoder. Thus, we can implement 14-parallel 
RS decoder for t = 1, 6-parallel RS decoder for t = 2, 
4-parallel RS decoder for t = 3, and 3-parallel RS 
decoder for t = 4 respectively on the FPGA. 
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Fig. 2. A reconfigurable adaptive FEC system. 
4. RECONFIGUFlABLE ADAPTIVE FEC 
SYSTEM 
In this section, we propose a reconfigurable adaptive 
FEC system, then we evaluate packet dropping rate 
and data transmission throughput. 
4.1. System Architecture 
Fig. 2 shows our reconfigurable adaptive FEC sys- 
tem. Our system in Fig2 is composed of the FPGA 
noted in Section 3.1, a configuration memory, apacket 
sequencer, a control packet generator, a received buffer, 
and an application. 
Our reconfigurable adaptive FEC system reconfig- 
ures the RS decoder whose parallelism is maximized 
within the FPGA SLICEs fo: each error correction 
capability t .  This reconfiguration occurs dynamically 
whenever the error correction capability t is changed 
according to timevarying wireless channel condition. 
Configuration data of the RS decoder designed by our 
method for t = 1,. . . , 4  are stored in the configura- 
tion memory. 
In our system, we assume that the application re- 
quires reliable packets which include no error. Arrival 
packets through wireless channel are placed in the r e  
ceived buffer. In reliable transport protocol, the se- 
quence number of arrival packets has to be controlled 
by the packet sequencer. 
The RS decoder operates the packets delivered 
from the packet sequencer. If the packets include no 
uncorrectable error, the RS decoder can output the 
correct packets to an application, then the RS de-. 
coder also outputs a receiving signal to the control 
packet generator. In this case the control packet gen- 
erator creates positive acknowledgment (ACK) packet, 
then the receiver sends the ACK packet to the trans- 
mitter. 
If the RS decoder cannot correct the packets which 
include uncorrectable errors, the RS decoder outputs 
an error signal to the control packet generator. In this 
case, the control packet generator creates a negative 
acknowledgment (NAK) packet which requests a re- 
transmission, then the receiver sends the NAK packet 
to the transmitter. While receiver is waiting for the 
retransmission packet, following arrival packets are 
placed in the received buffer. Then, the following ar- 
rival packets remain in the received buffer until the 
error packets are recovered. When the received buffer 
becomes full, eventually the following arrival packets 
will be dropped out. 
The control packet generator also creates a packet 
which requests a transmitter to change an error cor- 
F-AFEC I 0.000102 I 0.002926 I 0.002784 I 0.003987 I 0.004228 I 0.003793 I 0.007362 I 0.011152 I 0.012447 I 0.015108 
Table 3. Comparison of data transmission throughput. 
90.0 1 100.0 I [ RTT[msJ I 10.0 I 20.0 I 30.0 I 40.0 I 50.0 I 60.0 I 70.0 I 80.0 I 
F-AFEC I 0.985769 I 0.980059 I 0.980788 I 0.978635 I 0.978890 I 0.974090 I 0.963326 I 0.956693 I 0.956508 I 0.953389 
R-AFEC I 0.985793 I 0,980190 I 0.981056 I 0.979248 I 0.979340 1 0.974248 I 0.963672 I 0.956855 I 0.956802 1 0.953808 
rection capability t. When the packets reflecting the 
new error correction capability t are delivered to the 
FE decoder, the receiver begins to reconfigure the RS 
decoder corresponding to t. Clearly, during the re- channel condition. 
configuration, RS decoding process is suspended. 
dropping rate more efficiently than the fixed hard- 
ware system in addition to error correction capability 
t can be changed adaptively according to the wireless 
5. CONCLUSION 
4.2. Experimental Results 
The wireless channel can be approximately modeled 
by Gilbert model(l],[8]. We assume that the practi- 
cal throughput of data transmission is 24(Mbps), and 
packet arrivals are modeled by Poisson distribution. 
Using the above model, we generate wireless errors 
and simulate data transmissions. In simulation, the 
packet length is fixed to 255(bytes) which is same as 
length of one RS code, and the size of received buffer 
is 1.53(Mbytes) in which 6000 packets can be placed. 
We apply our reconfigurable adaptive FEC system 
to above model. Assuming that clock frequency of the 
FE decoder is 10(MHz) for practical use, the decoding 
throughput per one RS decoder results in 78(Mbps). 
Therefore, the each parallel RS decoder which is opti- 
mized by our method achieves 1092(Mbps) for t = 1, 
468(Mbps) fort = 2,312(Mbps) fort = 3,234(Mbps) 
for t = 4 resDectivelv. and each decodinrr throuahmt 
In this paper, we proposed a reconfigurable adaptive 
FEC system. Our reconfigurable adaptive FEC sys  
tem reconfigures dynamically an optimal RS decoder 
whose decoding throughput is maximized for error 
correction capability t within a limited hardware re- 
source. Our reconfigurable adaptive FEC system can 
reduce packet dropping rate by a maximum of 43 
% in comparison with conventional fixed hardware 
systems, and also we can improve data transmission 
throughput for a reliable transport protocol. We will 
propose a new reconfigurable processor for the fast 
wireless communication systems in the future. 
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